{"id":1369,"date":"2026-04-14T13:43:33","date_gmt":"2026-04-14T17:43:33","guid":{"rendered":"https:\/\/carleton.ca\/doe-4th-projects\/?post_type=cu-people&#038;p=1369"},"modified":"2026-05-07T18:39:59","modified_gmt":"2026-05-07T22:39:59","slug":"ram-achar","status":"publish","type":"cu-people","link":"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/","title":{"rendered":"Ram Achar"},"content":{"rendered":"<p><strong>Project Area<\/strong>: AI-Enhanced Analog Circuit Simulation and Design Exploration<\/p>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-full wp-image-1496\" src=\"https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar.png\" alt=\"\" width=\"2280\" height=\"1242\" srcset=\"https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar.png 2280w, https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar-240x131.png 240w, https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar-400x218.png 400w, https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar-160x87.png 160w, https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar-768x418.png 768w, https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar-1536x837.png 1536w, https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar-2048x1116.png 2048w, https:\/\/carleton.ca\/doe-4th-projects\/wp-content\/uploads\/AI_Achar-360x196.png 360w\" sizes=\"(max-width: 2280px) 100vw, 2280px\" \/><\/p>\n<p><strong>Project Overview: <\/strong>Electronic Design Automation (EDA) sits at the heart of modern electronics, enabling the design and verification of everything from consumer devices to advanced communication systems. Design Automation tools such as SPICE (HSPICE from Synopsys, SPECTRE from Cadence, ELDO from Siemens EDA, ADS from Agilent and Nexim from Ansys) have long been the industry standard for accurate analog circuit simulation, forming a critical bridge between theory and real-world implementation. These tools help millions of designers across the world to design and build next generation electronic products.<\/p>\n<p>At the same time, the rapid emergence of artificial intelligence is beginning to reshape how engineers approach design, optimization, and analysis; shifting from purely physics-based simulation toward intelligent, data-driven assistance. This capstone project brings these two worlds together: by developing a foundational analog circuit simulator based on Modified Nodal Analysis (MNA) and augmenting it with AI-driven capabilities. It provides an opportunity to students to build something that sits at the intersection of classical electrical engineering and modern intelligent systems. \u00a0The goal is not just to replicate existing tools, but to push toward what <em>next-generation EDA software<\/em> and tools could look like: not only accurate, but also fast, adaptive, predictive and capable of assisting engineers in decision-making. This project will provide significant opportunity for students to train\/position themselves to be relevant to the emerging real-world where the existing\/traditional methodologies are being replace\/enhanced with AI-based methodologies.<\/p>\n<p><strong>\u00a0<\/strong><strong>Project Vision and Modules<\/strong><\/p>\n<p style=\"font-weight: 400;\">The project is designed keeping in view of the emerging AI influence in the electronic design and analysis landscape. This project combines two complementary tracks:<\/p>\n<ul style=\"font-weight: 400;\">\n<li><strong>Analog Circuit Simulator:<\/strong> Development of a <strong>physics-based simulation engine<\/strong> grounded in Modified Nodal Analysis (MNA)<\/li>\n<li><strong>AI-powered enhancements: Development of<\/strong> A set of <strong>AI-powered extensions<\/strong> that enhance usability, speed, and design intelligence of circuit simulators<\/li>\n<\/ul>\n<p>By the end of the project, you will have a working prototype where traditional simulation and AI modules interact seamlessly through an integration layer; demonstrating both engineering rigor and innovation.<\/p>\n<p style=\"font-weight: 400;\"><strong>Details of the modules:<\/strong><\/p>\n<ol>\n<li><strong>Analog Circuit Simulator: <\/strong>This team will focus on building the foundation: a reliable and modular analog circuit simulator.<\/li>\n<\/ol>\n<p style=\"font-weight: 400; padding-left: 40px;\"><strong>Key responsibilities:<\/strong><\/p>\n<ul style=\"font-weight: 400;\">\n<li>Design and implement a <strong>netlist parser<\/strong> (input format for circuits)<\/li>\n<li>Implement basic <strong>component models<\/strong>:\n<ul>\n<li>Resistors, capacitors, inductors, Controlled Sources<\/li>\n<li>Diodes and transistor models<\/li>\n<\/ul>\n<\/li>\n<li>Ensure correctness through:\n<ul>\n<li>Validation against known analytical results<\/li>\n<li>Comparison with existing industry standard Tools (HSPICE, Specter etc.).<\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<p style=\"font-weight: 400; padding-left: 40px;\"><strong>\u00a0<\/strong><strong>Outcome:<\/strong>\u00a0 A working simulation engine capable of analyzing complex analog circuits.<\/p>\n<ol>\n<li><strong>AI-powered enhancements: <\/strong>This team will build AI-assisted intelligent features that enhance the efficiency, convergence, predictive and decision-making abilities of the simulator while making it more adaptive for design exploration. Several of the following sub-modules are anticipated to be developed as part of this project.<\/li>\n<li style=\"font-weight: 400;\"><strong> Neural Surrogate Models<\/strong><\/li>\n<\/ol>\n<ul style=\"font-weight: 400;\">\n<li>Train models to approximate circuit behavior: Developing GNNs or PINNs to approximate high-complexity sub-circuits with fast inference models.<\/li>\n<li>Use the simulator to generate training data<\/li>\n<li>Compare:\n<ul>\n<li>Accuracy vs simulation speed<\/li>\n<\/ul>\n<\/li>\n<li>Potential use:\n<ul>\n<li>Real-time or large-scale design exploration<\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<p style=\"font-weight: 400;\"><strong>\u00a02. <\/strong><strong>AI-Assisted Smart Parameter Optimization<\/strong><\/p>\n<ul style=\"font-weight: 400;\">\n<li>Automatically tune component values to meet design goals<\/li>\n<li>Example: achieve a target gain or cutoff frequency<\/li>\n<li>Possible methods:\n<ul>\n<li>Bayesian optimization<\/li>\n<li>Evolutionary algorithms<\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<p><strong>3. AI-Assisted Circuit Design<\/strong><\/p>\n<ul style=\"font-weight: 400;\">\n<li>Generate circuit topologies from high-level specifications<\/li>\n<li>Example: \u201cDesign a low-pass filter at 1 kHz\u201d<\/li>\n<li>Explore:\n<ul>\n<li>Rule-based + ML hybrid approaches<\/li>\n<li>Genetic algorithms for topology search<\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<p><strong>4. Intelligent Circuit Design Debugging Assistant<\/strong><\/p>\n<ul style=\"font-weight: 400;\">\n<li>Analyze simulation outputs to detect issues<\/li>\n<li>Provide suggestions such as:\n<ul>\n<li>Biasing errors<\/li>\n<li>Instability or unexpected saturation<\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<p style=\"font-weight: 400; padding-left: 40px;\"><strong>\u00a0<\/strong><strong>Outcome:<\/strong> AI modules that clearly enhance the simulator\u2019s capabilities and user experience.<\/p>\n<p style=\"font-weight: 400; padding-left: 40px;\"><strong>Integration Layer<\/strong><\/p>\n<p style=\"font-weight: 400; padding-left: 40px;\">A key part of the project is making everything work together:<\/p>\n<ul style=\"font-weight: 400;\">\n<li>Define clean <strong>interfaces between the analog simulator and AI modules<\/strong><\/li>\n<li>Enable workflows such as:\n<ul>\n<li>AI \u2192 proposes design \u2192 simulator validates \u2192 AI refines<\/li>\n<\/ul>\n<\/li>\n<li>Build a simple <strong>user interface or API<\/strong> to demonstrate features<\/li>\n<\/ul>\n<p style=\"font-weight: 400;\"><strong>Why and for Who<\/strong>? \u00a0This project is a chance to build something that feels both current while forward-looking; rooted in established engineering practice, while exploring how the emerging AI-based intelligent systems can reshape the design process. It also gives an opportunity to use industry standard analog simulators such as HSPICE (from Synopsys and Spectre from Cadence, etc.).<\/p>\n<p style=\"font-weight: 400;\"><strong>Required Student background<\/strong>: Good understanding of the Circuit analysis, interest in math and software development (using any platforms of Matlab, C++ or Python with PyTorch\/TensorFlow).<\/p>\n<p style=\"font-weight: 400;\">Interested students or team of students can directly get in touch with <a href=\"&#x72;&#x61;&#x6d;&#x2e;&#x61;&#x63;&#x68;&#x61;&#x72;&#x40;&#x63;&#97;&#114;&#108;&#101;&#116;&#111;&#110;&#46;ca\">Prof. Achar<\/a> for further consultations:<\/p>\n","protected":false},"template":"","meta":{"_relevanssi_hide_post":"","_relevanssi_hide_content":"","_relevanssi_pin_for_all":"","_relevanssi_pin_keywords":"","_relevanssi_unpin_keywords":"","_relevanssi_related_keywords":"","_relevanssi_related_include_ids":"","_relevanssi_related_exclude_ids":"","_relevanssi_related_no_append":"","_relevanssi_related_not_related":"","_relevanssi_related_posts":"","_relevanssi_noindex_reason":"","_mi_skip_tracking":false,"_exactmetrics_sitenote_active":false,"_exactmetrics_sitenote_note":"","_exactmetrics_sitenote_category":0,"_monsterinsights_sitenote_active":false,"_monsterinsights_sitenote_note":"","_monsterinsights_sitenote_category":0,"_links_to":"","_links_to_target":""},"people-type":[34],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v21.2 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Ram Achar - Department of Electronics 4th-Year Engineering Project<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/\",\"url\":\"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/\",\"name\":\"Ram Achar - Department of Electronics 4th-Year Engineering Project\",\"isPartOf\":{\"@id\":\"https:\/\/carleton.ca\/doe-4th-projects\/#website\"},\"datePublished\":\"2026-04-14T17:43:33+00:00\",\"dateModified\":\"2026-05-07T22:39:59+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/carleton.ca\/doe-4th-projects\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"People\",\"item\":\"https:\/\/carleton.ca\/doe-4th-projects\/people\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Ram Achar\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/carleton.ca\/doe-4th-projects\/#website\",\"url\":\"https:\/\/carleton.ca\/doe-4th-projects\/\",\"name\":\"Department of Electronics 4th-Year Engineering Project\",\"description\":\"Carleton University\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/carleton.ca\/doe-4th-projects\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Ram Achar - Department of Electronics 4th-Year Engineering Project","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/","twitter_misc":{"Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/","url":"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/","name":"Ram Achar - Department of Electronics 4th-Year Engineering Project","isPartOf":{"@id":"https:\/\/carleton.ca\/doe-4th-projects\/#website"},"datePublished":"2026-04-14T17:43:33+00:00","dateModified":"2026-05-07T22:39:59+00:00","breadcrumb":{"@id":"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/carleton.ca\/doe-4th-projects\/people\/ram-achar\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/carleton.ca\/doe-4th-projects\/"},{"@type":"ListItem","position":2,"name":"People","item":"https:\/\/carleton.ca\/doe-4th-projects\/people\/"},{"@type":"ListItem","position":3,"name":"Ram Achar"}]},{"@type":"WebSite","@id":"https:\/\/carleton.ca\/doe-4th-projects\/#website","url":"https:\/\/carleton.ca\/doe-4th-projects\/","name":"Department of Electronics 4th-Year Engineering Project","description":"Carleton University","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/carleton.ca\/doe-4th-projects\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"}]}},"acf":{"First Name":"Ram","Last Name":"Achar","Title":"","Degrees":"","Extension":"","Phone":"","Email Address":"ram.achar@carleton.ca","Profile Photo":1370,"Office":"","CV":"","Twitter Profile":"","LinkedIn Profile":"","Facebook Profile":"","URL":"www.doe.carleton.ca\/~achar ","URL Text":""},"_links":{"self":[{"href":"https:\/\/carleton.ca\/doe-4th-projects\/wp-json\/wp\/v2\/cu-people\/1369"}],"collection":[{"href":"https:\/\/carleton.ca\/doe-4th-projects\/wp-json\/wp\/v2\/cu-people"}],"about":[{"href":"https:\/\/carleton.ca\/doe-4th-projects\/wp-json\/wp\/v2\/types\/cu-people"}],"version-history":[{"count":3,"href":"https:\/\/carleton.ca\/doe-4th-projects\/wp-json\/wp\/v2\/cu-people\/1369\/revisions"}],"predecessor-version":[{"id":1497,"href":"https:\/\/carleton.ca\/doe-4th-projects\/wp-json\/wp\/v2\/cu-people\/1369\/revisions\/1497"}],"wp:attachment":[{"href":"https:\/\/carleton.ca\/doe-4th-projects\/wp-json\/wp\/v2\/media?parent=1369"}],"wp:term":[{"taxonomy":"people-type","embeddable":true,"href":"https:\/\/carleton.ca\/doe-4th-projects\/wp-json\/wp\/v2\/people-type?post=1369"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}