ELEC 2607 [0.5 credit]  
Switching Circuits

Course Description:


Precludes additional credit for SYSC 2607/SYSC 3607 or ELEC 3607.  
Prerequisite: PHYS 1004 or PHYS 1002.  
Lectures three hours a week, laboratory three hours alternate weeks.

Specific Goals - Student Learning Objectives

The student will be able to:

1) Conduct an experiment to learn the logic design and prototyping process to acquire requisite hands-on skills and report the results through a well-defined and formatted written document.
2) Document the data acquired from an experiment, compare to the expected theoretical values, and discuss any differences.
3) Perform the conversion among different number systems, understand Boolean algebra and utilizing its properties to simplify Boolean functions.
4) Work with logic gates independently or work in team to build larger logic circuits. Design and optimize combinational circuits using logic gates.
5) Build prototype of a digital logic circuits and demonstrate that they meet performance specifications, which are limited to functional correctness and resource minimization, i.e., minimal product-of-sums or sum-of-products only for combinational design.
6) Understand sequential logic components and their usage and be able to design and analyze sequential logic circuits. Understand and design finite state machines (FSM).
7) Explain and use different combinational and sequential components used in the typical datapath designs: Registers, Adders, Shifters, Comparators; Counters, Multipliers, Arithmetic-Logic Units (ALUs), RAM.
8) Design register-transfer level (RTL) combinational or sequential circuits using one high-level hardware description language (VHDL or Verilog).
9) Understand that the design process for today's billion-transistor digital systems becomes a more modeling and synthesis based than before and these skills are important.
10) Use state-of-the-art combinational and sequential logic design methodologies, techniques, and paradigms.
Resources
- Course Brightspace site
- Primary text
- Additional resources

Evaluation Methods
The course grade will be evaluated as follows:

<table>
<thead>
<tr>
<th>Method of Evaluation</th>
<th>% of Final Grade</th>
<th>Due Dates*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lab Assignments (Individual)</td>
<td>20</td>
<td>lab days</td>
</tr>
<tr>
<td>Homework Assignments</td>
<td>10</td>
<td>During the semester</td>
</tr>
<tr>
<td>(Individual)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Midterm Exam (Individual)</td>
<td>30</td>
<td>After week 6</td>
</tr>
<tr>
<td>Final Exam (Individual)</td>
<td>40</td>
<td>TBA</td>
</tr>
</tbody>
</table>

Notes:
- The exams are for evaluation purposes only and will not be returned to the student.

Satisfactory term work
- In order to pass the course students must achieve satisfactory performance during the term.
- Satisfactory performance during the term requires completion of all lab experiments with a combined average grade of >30% on lab reports.
- The final exam must be completed with a minimum grade of 40% to pass the course.
Instructor information
- Name: Arash Ahmadi
- Office: Mackenzie Building 5146
- Office Hours: by email appointment
- Office Phone Number: 613-520-2600 ext. 4451
- Email: aahmadi@doe.carleton.ca

Graduate Assistant (GA) information (TBA)

<table>
<thead>
<tr>
<th>Name</th>
<th>Email</th>
<th>Office Hours (TBA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Xiaoyu Song</td>
<td><a href="mailto:shoreysong@cmail.carleton.ca">shoreysong@cmail.carleton.ca</a></td>
<td></td>
</tr>
<tr>
<td>2 Minu Sunny</td>
<td><a href="mailto:minusunny@cmail.carleton.ca">minusunny@cmail.carleton.ca</a></td>
<td></td>
</tr>
<tr>
<td>3 Nhu Hoang</td>
<td><a href="mailto:nicolehoang@cmail.carleton.ca">nicolehoang@cmail.carleton.ca</a></td>
<td></td>
</tr>
<tr>
<td>4 Armin Lotfy</td>
<td><a href="mailto:arminlotfy@cmail.carleton.ca">arminlotfy@cmail.carleton.ca</a></td>
<td></td>
</tr>
<tr>
<td>5 Khushali Nagar</td>
<td><a href="mailto:khushalinagar@cmail.carleton.ca">khushalinagar@cmail.carleton.ca</a></td>
<td></td>
</tr>
<tr>
<td>6 Priyam Panchal</td>
<td><a href="mailto:priyampanchal@cmail.carleton.ca">priyampanchal@cmail.carleton.ca</a></td>
<td></td>
</tr>
<tr>
<td>7 Mohmad Al Aidie</td>
<td><a href="mailto:mohmadalaide@cmail.carleton.ca">mohmadalaide@cmail.carleton.ca</a></td>
<td></td>
</tr>
</tbody>
</table>

Class and lab information
- Class Location: **LA C264** (Loeb Building)
- Class Time: **8:30 AM - 10:00 AM Monday and Wednesday**
- Lab Time: refer to your schedule
- Pre-requisites, from the current Carleton University Undergraduate Calendars (https://calendar.carleton.ca/undergrad/courses/ELEC/).
Course Schedule
Please note the following course schedule is approximate.

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Subject, activity, assignment, etc.</th>
<th>Textbook Chapter or Readings</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Sep. 7</td>
<td>Digital Systems and Binary Numbers</td>
<td>Chapter 1</td>
</tr>
<tr>
<td></td>
<td>Sep. 12</td>
<td>Digital Systems and Binary Numbers</td>
<td>Chapter 1</td>
</tr>
<tr>
<td>2</td>
<td>Sep. 14</td>
<td>Boolean Algebra and Logic Gates</td>
<td>Chapter 2</td>
</tr>
<tr>
<td></td>
<td>Sep. 19</td>
<td>Boolean Algebra and Logic Gates</td>
<td>Chapter 2</td>
</tr>
<tr>
<td>3</td>
<td>Sep. 21</td>
<td>Gate-Level Minimization</td>
<td>Chapter 3</td>
</tr>
<tr>
<td></td>
<td>Sep. 26</td>
<td>Gate-Level Minimization</td>
<td>Chapter 3</td>
</tr>
<tr>
<td>4</td>
<td>Sep. 28</td>
<td>Gate-Level Minimization</td>
<td>Chapter 3</td>
</tr>
<tr>
<td></td>
<td>Oct. 3</td>
<td>Combinational Logic</td>
<td>Chapter 4</td>
</tr>
<tr>
<td>5</td>
<td>Oct. 5</td>
<td>Combinational Logic</td>
<td>Chapter 4</td>
</tr>
<tr>
<td></td>
<td>Oct. 12</td>
<td>Combinational Logic</td>
<td>Chapter 4</td>
</tr>
<tr>
<td>6</td>
<td>Oct. 17</td>
<td>Combinational Logic</td>
<td>Chapter 4</td>
</tr>
<tr>
<td></td>
<td>Oct. 19</td>
<td>Midterm Exam</td>
<td></td>
</tr>
</tbody>
</table>

**Fall Break (October 24-30)**

| 7    | Oct. 31  | Synchronous Sequential Logic                         | Chapter 5                   |
|      | Nov. 2   | Synchronous Sequential Logic                         | Chapter 5                   |
| 8    | Nov. 7   | Synchronous Sequential Logic                         | Chapter 5                   |
|      | Nov. 9   | Synchronous Sequential Logic                         | Chapter 5                   |
| 9    | Nov. 14  | Registers and Counters                               | Chapter 6                   |
|      | Nov. 16  | Registers and Counters                               | Chapter 6                   |
| 10   | Nov. 21  | Memory and Programmable Logic                        | Chapter 7                   |
|      | Nov. 23  | Memory and Programmable Logic                        | Chapter 7                   |
| 11   | Nov. 28  | Asynchronous Sequential Circuits                     | Lecture notes               |
|      | Nov. 30  | Asynchronous Sequential Circuits                     | Lecture notes               |
| 12   | Dec. 5   | Asynchronous Sequential Circuits                     | Lecture notes               |
|      | Dec. 7   | Design at the Register Transfer Level               | Chapter 8                   |
| 13   | Dec. 9   | Fall Term Ends.                                      |                             |
Topics (detailed)

1. Digital Systems and Binary Numbers:
   Digital Systems, Binary Numbers, Number-Base Conversions, Octal and Hexadecimal Numbers, Complements of Numbers, Signed Binary Numbers, Binary Codes, Binary Logic.

2. Boolean Algebra and Logic Gates:

3. Gate-Level Minimization:
   The Map Method, Product-of-Sums Simplification, Don’t-Care Conditions, NAND and NOR Implementation, Other Two-Level Implementations, Hardware Description Languages (HDL).

4. Combinational Logic:
   Combinational Circuits, Analysis of Combinational Circuits, Binary Adder-Subtractor, Decimal Adder, Binary Multiplier, Comparator, Decoder, Encoder, Multiplexer, HDL Models of Combinational Circuits, Behavioral Modeling and Simulation.

5. Synchronous Sequential Logic:
   Sequential Circuits, Latches, Flip-Flops, Analysis of Clocked Sequential Circuits, Design Procedure State Reduction and Assignment, Synthesizable HDL Models of Sequential Circuits.

6. Registers and Counters:
   Registers, Shift Registers, Ripple Counters, Synchronous Counters, Other Counters, HDL Models of Registers and Counters.

7. Memory and Programmable Logic:
   Random-Access Memory, Read-Only Memory, Memory Decoding, Programmable Logic Devices.

8. Asynchronous Sequential Circuits:
   Flow Table Analysis, Flow-Table Synthesis: The Toggle Circuit, Races and State Assignment.

9. Design at the Register Transfer Level:
   Register Transfer Level (RTL) Descriptions, Algorithmic State Machines (ASMs), Race-Free Design Latch-Free Design.
General Regulations

- **Online Requirements**: Due to content currently being provided in an online capacity, students are required to have a stable and reliable internet connection.

- **Copyright on Course Materials**: The materials created for this course (including the course outline and any slides, notes, program source code, labs, projects, assignments, quizzes, exams and solutions) are intended for personal use and may not be reproduced or redistributed or posted on any website without prior written permission from the author(s).

- **Attendance**: Students are expected to attend all lectures and lab periods. The University requires students to have a conflict-free timetable. For more information, see the current Undergraduate Calendar, Academic Regulations of the University, Section 1.2, Course Selection and Registration and Section 1.5, Deregistration.

- **Health and Safety**: Every student should have a copy of our Health and Safety Manual. A PDF copy of this manual is available online: [http://sce.carleton.ca/courses/health-and-safety.pdf](http://sce.carleton.ca/courses/health-and-safety.pdf).

- **Deferred Term Work**: Students who claim illness, injury or other extraordinary circumstances beyond their control as a reason for missed term work are held responsible for immediately informing the instructor concerned and for making alternate arrangements with the instructor and in all cases, this must occur no later than three (3.0) working days after the term work was due. The alternate arrangement must be made before the last day of classes in the term as published in the academic schedule. For more information, see the current Undergraduate Calendar, Academic Regulations of the University, Section 2.6, Deferred Term Work. Since students are required to have a stable and reliable internet connection, a poor internet connection will not be considered a sufficient reason to defer an online exam.

- **Appeal of Grades**: The processes for dealing with questions or concerns regarding grades assigned during the term and final grades is described in the Undergraduate Calendar, Academic Regulations of the University, Section 2.7, Informal Appeal of Grade and Section 2.8, Formal Appeal of Grade.

- **Academic Integrity**: Students should be aware of their obligations with regards to academic integrity. Please review the information about academic integrity at: [https://carleton.ca/registrar/academic-integrity/](https://carleton.ca/registrar/academic-integrity/). This site also contains a link to the complete Academic Integrity Policy that was approved by the University's Senate.

- **Plagiarism**: Plagiarism (copying and handing in for credit someone else's work) is a serious instructional offense that will not be tolerated.

- **Academic Accommodation**: You may need special arrangements to meet your academic obligations during the term. You can visit the Equity Services website to view the policies and to obtain more detailed information on academic accommodation at [http://www.carleton.ca/equity/](http://www.carleton.ca/equity/).
Intellectual Property
Lectures and course materials prepared by the instructor are considered to be an instructor’s intellectual property covered by the Copyright Act, RSC 1985, c C-42. These materials are made available to you for your own study purposes and cannot be shared outside of the class or “published” in any way. Lectures, whether in person or online, cannot be recorded without the instructor’s permission. Posting course materials or any recordings you may make to other websites without the express permission of the instructor may constitute copyright infringement.

Classroom Conduct
➢ The classroom environment is premised on commitment to the following:
  • Professionalism
  • Respect
  • Honesty
  • Privacy

➢ In the context of online/in-person learning, students are expected to:
  • Represent themselves honestly in all communications, applications, assignments, tests, examinations, and other correspondence.
  • Respect the need of others to work in an environment that is conducive to learning in an online setting.
  • Be courteous and polite in all electronic exchanges with instructor and fellow classmates.
  • Be active and engaged participants in the learning process.
  • Respect the personal information and privacy of others.
  • Respect all copyright laws.

➢ While participating in this online/in-person course, students are encouraged to engage in appropriate behaviors. Inappropriate behaviors may include:
  • Using email or login account information that is not your own.
  • Engaging in any behavior that may be disruptive to other learners in the online learning environment.
  • Writing, using, sending, downloading, or displaying any information that is hostile, insulting to others, derogatory, obscene, harassing, threatening or otherwise offensive.
  • Reproducing course content or reposting course materials without explicit permission.