{"id":12879,"date":"2021-11-23T19:48:48","date_gmt":"2021-11-24T00:48:48","guid":{"rendered":"https:\/\/carleton.ca\/scs\/?page_id=12879"},"modified":"2021-11-23T19:48:48","modified_gmt":"2021-11-24T00:48:48","slug":"tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems","status":"publish","type":"page","link":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/","title":{"rendered":"TR-96-21: Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems"},"content":{"rendered":"

Carleton University
\nTechnical Report<\/a> TR-96-21
\nAugust 1996<\/p>\n

Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems<\/h2>\n
\n
\n
\n
\n
\n
\n
Sivarama P. Dandamudi & Samir Ayachi<\/div>\n<\/div>\n<\/div>\n
\n

Abstract<\/h3>\n<\/div>\n<\/div>\n<\/div>\n<\/div>\n<\/div>\n
\n

Processor scheduling policies can be broadly divided into space-sharing and time-sharing policies. Space-sharing policies partition system processors and each partition is allocated exclusively to a job. In time-sharing policies, processors are temporally shared by jobs (e.g., in a round robin fashion). Space-sharing policies can be either static (processor allocation remains constant during the lifetime of a job) or dynamic (processor allocation changes in response to changes in job parallelism). Equipartition is a dynamic space-sharing policy that has been proposed and studied extensively. Among the time-sharing policies, job-based round robin policy (RRJob) has been shown to be a very good policy. Performance analysis of these two policies suggests that Equipartition policy performs well at low to moderate system loads and is extremely sensitive to system overheads and variance in service demand of jobs. RRJob performs better when there is a high variance in service demand and at high system loads. Furthermore, these policies have been proposed for small-scale shared-memory systems and require a central run queue and\/or central scheduler. The central queue\/scheduler poses serious scalability problems for large-scale multiprocessor systems.In this paper we propose a new multiprocessor scheduling policy that combines the merits of space-sharing and time-sharing policies while eliminating the contention for the central queue\/scheduler. The new policy — called hierarchical scheduling policy (HSP) — uses a hierarchical run queue organization to take advantage of both temporal and spatial partitioning to allocate processing power amongst jobs waiting for service. We show that the HSP policy is considerably better than the purely space-sharing and purely time-sharing policies over a wide range of system parameters.<\/p>\n

TR-96-21.pdf<\/a><\/p>\n<\/div>\n","protected":false},"excerpt":{"rendered":"

Carleton University Technical Report TR-96-21 August 1996 Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems Sivarama P. Dandamudi & Samir Ayachi Abstract Processor scheduling policies can be broadly divided into space-sharing and time-sharing policies. Space-sharing policies partition system processors and each partition is allocated exclusively to a job. In time-sharing policies, processors are temporally […]<\/p>\n","protected":false},"author":49,"featured_media":0,"parent":12155,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"_relevanssi_hide_post":"","_relevanssi_hide_content":"","_relevanssi_pin_for_all":"","_relevanssi_pin_keywords":"","_relevanssi_unpin_keywords":"","_relevanssi_related_keywords":"","_relevanssi_related_include_ids":"","_relevanssi_related_exclude_ids":"","_relevanssi_related_no_append":"","_relevanssi_related_not_related":"","_relevanssi_related_posts":"","_relevanssi_noindex_reason":"","_mi_skip_tracking":false,"_exactmetrics_sitenote_active":false,"_exactmetrics_sitenote_note":"","_exactmetrics_sitenote_category":0,"footnotes":"","_links_to":"","_links_to_target":""},"yoast_head":"\nTR-96-21: Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems - School of Computer Science<\/title>\n<meta name=\"description\" content=\"Carleton University Technical Report TR-96-21 August 1996 Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/\",\"url\":\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/\",\"name\":\"TR-96-21: Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems - School of Computer Science\",\"isPartOf\":{\"@id\":\"https:\/\/carleton.ca\/scs\/#website\"},\"datePublished\":\"2021-11-24T00:48:48+00:00\",\"dateModified\":\"2021-11-24T00:48:48+00:00\",\"description\":\"Carleton University Technical Report TR-96-21 August 1996 Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems\",\"breadcrumb\":{\"@id\":\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/carleton.ca\/scs\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Research\",\"item\":\"https:\/\/carleton.ca\/scs\/research\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"SCS Technical Reports\",\"item\":\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/\"},{\"@type\":\"ListItem\",\"position\":4,\"name\":\"Technical Reports 1996\",\"item\":\"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/\"},{\"@type\":\"ListItem\",\"position\":5,\"name\":\"TR-96-21: Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/carleton.ca\/scs\/#website\",\"url\":\"https:\/\/carleton.ca\/scs\/\",\"name\":\"School of Computer Science\",\"description\":\"Carleton University\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/carleton.ca\/scs\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"TR-96-21: Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems - School of Computer Science","description":"Carleton University Technical Report TR-96-21 August 1996 Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/","twitter_misc":{"Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/","url":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/","name":"TR-96-21: Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems - School of Computer Science","isPartOf":{"@id":"https:\/\/carleton.ca\/scs\/#website"},"datePublished":"2021-11-24T00:48:48+00:00","dateModified":"2021-11-24T00:48:48+00:00","description":"Carleton University Technical Report TR-96-21 August 1996 Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems","breadcrumb":{"@id":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/tr-96-21-performance-of-hierarchical-processor-scheduling-in-shared-memory-multiprocessor-systems\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/carleton.ca\/scs\/"},{"@type":"ListItem","position":2,"name":"Research","item":"https:\/\/carleton.ca\/scs\/research\/"},{"@type":"ListItem","position":3,"name":"SCS Technical Reports","item":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/"},{"@type":"ListItem","position":4,"name":"Technical Reports 1996","item":"https:\/\/carleton.ca\/scs\/research\/scs-technical-reports\/technical-reports-1996\/"},{"@type":"ListItem","position":5,"name":"TR-96-21: Performance of Hierarchical Processor Scheduling in Shared-Memory Multiprocessor Systems"}]},{"@type":"WebSite","@id":"https:\/\/carleton.ca\/scs\/#website","url":"https:\/\/carleton.ca\/scs\/","name":"School of Computer Science","description":"Carleton University","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/carleton.ca\/scs\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"}]}},"acf":{"banner_image_type":"none","banner_button":"no"},"_links":{"self":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/12879"}],"collection":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/users\/49"}],"replies":[{"embeddable":true,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/comments?post=12879"}],"version-history":[{"count":1,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/12879\/revisions"}],"predecessor-version":[{"id":12880,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/12879\/revisions\/12880"}],"up":[{"embeddable":true,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/12155"}],"wp:attachment":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/media?parent=12879"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}