{"id":13432,"date":"2021-12-16T21:07:13","date_gmt":"2021-12-17T02:07:13","guid":{"rendered":"https:\/\/carleton.ca\/scs\/?page_id=13432"},"modified":"2023-10-02T10:59:37","modified_gmt":"2023-10-02T14:59:37","slug":"cpu-display","status":"publish","type":"page","link":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/","title":{"rendered":"CPU Display"},"content":{"rendered":"<p><img decoding=\"async\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-display-700-1.jpg\" usemap=\"#image-map\" \/><\/p>\n<map name=\"image-map\">\n<area title=\"Pentium-II\" alt=\"Pentium-II\" coords=\"298,98,379,306\" shape=\"rect\" href=\"#Intel_Pentium_II\" \/>\n<area title=\"Silicon-Wafer\" alt=\"Silicon-Wafer\" coords=\"125,111,105\" shape=\"circle\" href=\"#Section1\" \/>\n<area title=\"Itanium\" alt=\"Itanium\" coords=\"654,150,410,29\" shape=\"rect\" href=\"#itanium\" \/>\n<area title=\"Intel-Atom\" alt=\"Intel-Atom\" coords=\"425,225,455,255\" shape=\"rect\" href=\"#Intel_Atom\" \/>\n<area title=\"Xeon-80532\" alt=\"Xeon-80532\" coords=\"470,207,527,270\" shape=\"rect\" href=\"#Intel-Xeon\" \/>\n<area title=\"Xeon-80602\" alt=\"Xeon-80602\" coords=\"548,206,608,272\" shape=\"rect\" href=\"#Intel-Xeon\" \/>\n<area title=\"Xeon-80563\" alt=\"Xeon-80563\" coords=\"626,210,677,262\" shape=\"rect\" href=\"#Intel-Xeon\" \/>\n<area title=\"Intel-i960\" alt=\"Intel-i960\" coords=\"103,277,137,315\" shape=\"rect\" href=\"#i960\" \/>\n<area title=\"Dec-J11\" alt=\"Dec-J11\" coords=\"157,270,261,321\" shape=\"rect\" href=\"#DEC-J-11\" \/>\n<area title=\"Dec-F11\" alt=\"Dec-F11\" coords=\"12,261,80,282\" shape=\"rect\" href=\"#DecF11\" \/>\n<area title=\"Zilog-Z80\" alt=\"Zilog-Z80\" coords=\"12,299,81,322\" shape=\"rect\" href=\"#Z80\" \/>\n<area title=\"Pentium-Pro\" alt=\"Pentium-Pro\" coords=\"579,353,672,445\" shape=\"rect\" href=\"#Intel_Pentium_Pro\" \/>\n<area title=\"i386\" alt=\"i386\" coords=\"570,394,520,341\" shape=\"rect\" href=\"#Intel_386\" \/>\n<area title=\"i486\" alt=\"i486\" coords=\"516,414,579,477\" shape=\"rect\" href=\"#Intel_486\" \/>\n<area title=\"p8080a-1\" alt=\"p8080a-1\" coords=\"439,342,510,363\" shape=\"rect\" href=\"#Intel_8080\" \/>\n<area title=\"p8088\" alt=\"p8088\" coords=\"439,389,508,412\" shape=\"rect\" href=\"#Intel_8088\" \/>\n<area title=\"pentium-iii\" alt=\"pentium-iii\" coords=\"438,580,613,668\" shape=\"rect\" href=\"#Intel_Pentium_III\" \/>\n<area title=\"ultrasparc-III-1052B\" alt=\"ultrasparc-III-1052B\" coords=\"22,381,85,444\" shape=\"rect\" href=\"#UltraSparc-III\" \/>\n<area title=\"ultrasparc-IIi-1430\" alt=\"ultrasparc-IIi-1430\" coords=\"105,388,155,440\" shape=\"rect\" href=\"#UltraSparc-II-i\" \/>\n<area title=\"AMD-X5-133ADZ\" alt=\"AMD-X5-133ADZ\" coords=\"315,390,374,452\" shape=\"rect\" href=\"#am5x86\" \/>\n<area title=\"Sun-SuperSPARC\" alt=\"Sun-SuperSPARC\" coords=\"184,381,247,451\" shape=\"rect\" href=\"#supersparc\" \/>\n<area title=\"sun-ultra-sparc-ii\" alt=\"sun-ultra-sparc-ii\" coords=\"20,447,168,680\" shape=\"rect\" href=\"#ultrasparc-ii\" \/>\n<area title=\"AMD-Athlon-64-X2\" alt=\"AMD-Athlon-64-X2\" coords=\"326,624,374,677\" shape=\"rect\" href=\"#amd-athlon-64-x2\" \/>\n<area title=\"Intel-C80186-3\" alt=\"Intel-C80186-3\" coords=\"435,441,468,478\" shape=\"rect\" href=\"#Intel_186\" \/>\n<area title=\"Pentium-III-800eb\" alt=\"Pentium-III-800eb\" coords=\"441,491,513,567\" shape=\"rect\" href=\"#Intel_Pentium_III\" \/>\n<area title=\"sun-ultrasparc-t1\" alt=\"sun-ultrasparc-t1\" coords=\"185,594,250,665\" shape=\"rect\" href=\"#UltraSparc-T1\" \/>\n<area title=\"AMD-N80L286-16\" alt=\"AMD-N80L286-16\" coords=\"310,341,346,379\" shape=\"rect\" href=\"#am286\" \/>\n<area title=\"pentium-ii-sl2rr\" alt=\"pentium-ii-sl2rr\" coords=\"519,488,592,572\" shape=\"rect\" href=\"#Intel_Pentium_II\" \/>\n<area title=\"Intel-Celeron-SL3A2\" alt=\"Intel-Celeron-SL3A2\" coords=\"600,494,665,565\" shape=\"rect\" href=\"#intel-celeron\" \/>\n<area title=\"AMD-Am386\" alt=\"AMD-Am386\" coords=\"352,345,379,376\" shape=\"rect\" href=\"#am386\" \/>\n<area title=\"Athlon-XP-1800+\" alt=\"Athlon-XP-1800+\" coords=\"312,465,379,542\" shape=\"rect\" href=\"#amd-athlon\" \/>\n<area title=\"Athlon-64-3800+\" alt=\"Athlon-64-3800+\" coords=\"322,552,378,612\" shape=\"rect\" href=\"#amd-athlon-64\" \/>\n<area title=\"UltraSPARC-IV\" alt=\"UltraSPARC-IV\" coords=\"189,524,247,588\" shape=\"rect\" href=\"#UltraSparc-IV\" \/>\n<area title=\"intel-a80286-6\" alt=\"intel-a80286-6\" coords=\"472,437,509,475\" shape=\"rect\" href=\"#Intel-286\" \/>\n<area title=\"Sun UltraSPARC-IV+\" alt=\"Sun UltraSPARC-IV+\" coords=\"189,457,248,517\" shape=\"rect\" href=\"#UltraSparc-IV\" \/>\n<area title=\"Pentium-4-SL77N\" alt=\"Pentium-4-SL77N\" coords=\"619,598,666,648\" shape=\"rect\" href=\"#pentium-4\" \/>\n<area title=\"i486-exposed-die\" alt=\"i486-exposed-die\" coords=\"313,23,375,91\" shape=\"rect\" target=\"\" \/> <\/map>\n<blockquote><p>The above is an image map and you can click on the items for more information<\/p>\n<p><\/p><\/blockquote>\n<ol>\n<li><a href=\"#Section1\">Silicon Wafers<\/a><\/li>\n<li><a href=\"#Section2\">Specialty CPU&#8217;s<\/a><\/li>\n<li><a href=\"#Section3\">SUN Microsystems CPU&#8217;s<\/a><\/li>\n<li><a href=\"#Section4\">CPU Design<\/a><\/li>\n<li><a href=\"#Section5\">AMD CPU&#8217;s<\/a><\/li>\n<li><a href=\"#Section6\">Intel Xeon and Atom CPU&#8217;s<\/a><\/li>\n<li><a href=\"#Section7\">Intel CPU&#8217;s<\/a><\/li>\n<\/ol>\n<p><\/p>\n<h2 id=\"swafer\"><strong><a id=\"Section1\"><\/a>1. Silicon Wafers<\/strong><\/h2>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13475\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-400x300.jpg\" alt=\"\" width=\"400\" height=\"300\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-400x300.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-240x180.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-160x120.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-768x576.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-1536x1152.jpg 1536w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-2048x1536.jpg 2048w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-800x600.jpg 800w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/MVIMG_20200703_164516-360x270.jpg 360w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><span style=\"font-weight: 400;\">In this section, you can see a few circular silicon wafers. Silicon is a semiconducting metalloid used for diodes, transistors, and more. These are used in the fabrication of CPUs.\u00a0<\/span><\/p>\n<ul>\n<li><a href=\"https:\/\/www.doe.carleton.ca\/microfabrication-facility\" target=\"_blank\" rel=\"noopener noreferrer\">Carleton University &#8211; Department of Electronics MicroFabrication Facility<\/a><\/li>\n<\/ul>\n<h2><strong><a id=\"Section2\"><\/a>2. Specialty CPUs<\/strong><\/h2>\n<p>We are accustomed to hearing about Intel, AMD and Arm but there are and were many other famous Microprocessor manufacturers!<\/p>\n<p><a href=\"#DEC-F11\">DEC F11<\/a><br \/>\n<a href=\"#Z80\">Zilog Z80<\/a><br \/>\n<a href=\"#DEC-J-11\">DEC J-11<\/a><br \/>\n<a href=\"#i960\">Intel i960<\/a><\/p>\n<h3><a id=\"DEC-F11\"><\/a>DEC F11<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13710\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-400x165.jpg\" alt=\"\" width=\"400\" height=\"165\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-400x165.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-240x99.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-160x66.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-768x317.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-1536x633.jpg 1536w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-2048x844.jpg 2048w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/f11-360x148.jpg 360w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year:<\/strong> 1979<\/p>\n<p><strong>Usage:<\/strong> PDP-11<\/p>\n<p><strong>Reference<\/strong>: <a href=\"http:\/\/www.cpu-collection.de\/?l0=co&amp;l1=DEC&amp;l2=PDP-11\" target=\"_blank\" rel=\"noopener noreferrer\">http:\/\/www.cpu-collection.de\/?l0=co&amp;l1=DEC&amp;l2=PDP-11<\/a><\/p>\n<p id=\"DecF11\"><strong>Description<\/strong>: The first item in the top left corner is the DEC F11 (code name: the Fonz). Released in 1979, the DEC F11 is a chipset famous for being used in the PDP-11, a 16-bit minicomputer series by Digital Equipment Corporation (DEC).<\/p>\n<h3><a id=\"DEC-J-11\"><\/a>DEC J-11<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13480\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11-400x300.jpg\" alt=\"\" width=\"400\" height=\"300\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11-400x300.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11-240x180.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11-160x120.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11-768x576.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11-800x600.jpg 800w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11-360x270.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/decj11.jpg 1169w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: 1983<\/p>\n<p><strong>Usage<\/strong>: PDP-11<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/DEC_J-11\" target=\"_blank\" rel=\"noopener noreferrer\">https:\/\/en.wikipedia.org\/wiki\/DEC_J-11<\/a><\/p>\n<p><strong>Description<\/strong>: This is the DEC J-11. Similar to the F11, the DEC J-11 is a chipset famous for being used in the PDP-11. Introduced in 1983, the J-11 was DEC\u2019s last PDP-11 microprocessor design.<\/p>\n<p><\/p>\n<blockquote><p>The <a href=\"https:\/\/en.wikipedia.org\/wiki\/PDP-11\" target=\"_blank\" rel=\"noopener noreferrer\">PDP-11<\/a> were large fridge-sized computers and used a lot of power! Engineering had and abandoned one in their hallway and a student &#8216;borrowed&#8217; it and never returned it! LoL.<\/p><\/blockquote>\n<p><\/p>\n<h3><a id=\"Z80\"><\/a>Zilog Z80<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13709\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-400x192.jpg\" alt=\"\" width=\"400\" height=\"192\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-400x192.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-240x115.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-160x77.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-768x368.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-1536x737.jpg 1536w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-2048x982.jpg 2048w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/z80-360x173.jpg 360w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: 1976<\/p>\n<p><strong>Usage:<\/strong> Many including Sega Genesis, Heathkit H89, Osborne 1, TRS-80 (&#8220;Trash-80&#8221;) Model 1-4, Many embedded systems used by Casio, Sharp and Epson.<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Zilog_Z80\" target=\"_blank\" rel=\"noopener noreferrer\">https:\/\/en.wikipedia.org\/wiki\/Zilog_Z80<\/a><\/p>\n<p><strong>Description<\/strong>: The Z80 is an 8-bit microprocessor released in 1976 as Zilog\u2019s first product. The Z80 is an extension and enhancement of the first 8-bit microprocessor, the Intel 8080.<\/p>\n<p><\/p>\n<blockquote><p>In the 1980&#8217;s the infamous <a href=\"https:\/\/en.wikipedia.org\/wiki\/RadioShack\" target=\"_blank\" rel=\"noopener noreferrer\">Radio Shack<\/a> sold a very popular <a href=\"https:\/\/en.wikipedia.org\/wiki\/TRS-80\" target=\"_blank\" rel=\"noopener noreferrer\">TRS-80<\/a> personal computer. It was so slow and clumsy many nicknamed it the Trash 80! The Trash 80 used the Zilog Z80 microprocessor!<\/p>\n<p><\/p><\/blockquote>\n<h3><a id=\"i960\"><\/a>Intel i960<\/h3>\n<div id=\"attachment_13711\" class=\"wp-caption alignnone\" style=\"width: 400px\"><img decoding=\"async\" loading=\"lazy\" class=\"wp-image-13711 size-large\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER-400x300.jpg\" alt=\"\" width=\"400\" height=\"300\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER-400x300.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER-240x180.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER-160x120.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER-768x576.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER-800x600.jpg 800w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER-360x270.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164656000_COVER.jpg 1212w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><p class=\"wp-caption-text\">Intel i960 <b>NG80960KB-25<\/b><\/p><\/div>\n<p><strong>Year<\/strong>: 1984-2007<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Intel_i960\" target=\"_blank\" rel=\"noopener noreferrer\">https:\/\/en.wikipedia.org\/wiki\/Intel_i960<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel i960 is a RISC-based microprocessor design that became popular during the early 1990s as an embedded microcontroller. This one is a plastic flat package and would have been embedded on a circuit board or motherboard. You can see the pins are bent where they were pulled from the circuit board.<\/p>\n<p><\/p>\n<h2 id=\"swafer\"><strong><a id=\"Section3\"><\/a>3. SUN Microsystems CPUs<\/strong><\/h2>\n<h3><a id=\"supersparc\"><\/a>Sun SuperSPARC<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13730\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/supersparc-400x395.jpg\" alt=\"\" width=\"400\" height=\"395\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/supersparc-400x395.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/supersparc-240x237.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/supersparc-160x158.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/supersparc-768x758.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/supersparc-360x355.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/supersparc.jpg 853w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: 1992-1995<\/p>\n<p><strong>Usage<\/strong>: Sun SPARCStation 10\/20<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/SuperSPARC\">https:\/\/en.wikipedia.org\/wiki\/SuperSPARC<\/a><\/p>\n<p><strong>Description<\/strong>: The Sun SuperSPARC is a single core microprocessor that implements the SPARC V8 instruction set architecture. In 1995, the CPU was replaced by the Sun UltraSPARC.<\/p>\n<p><\/p>\n<blockquote><p>These SUN microprocessors were desktop computers and typically cost ~$10,000 in 1995. Accounting for inflation the cost is closer to ~$20,000 in 2022! They used proprietary CRT monitors, keyboard and mice! They were the School of Computer Science&#8217;s first generation mail, file and storage servers and doubled as desktop computers!<\/p><\/blockquote>\n<p><\/p>\n<h3><a id=\"ultrasparc-ii\"><\/a>Sun UltraSPARC II<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone wp-image-13694\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-400x590.jpg\" alt=\"\" width=\"345\" height=\"509\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-400x590.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-240x354.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-160x236.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-768x1133.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-1041x1536.jpg 1041w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-1388x2048.jpg 1388w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-360x531.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164623606_COVER-scaled.jpg 1735w\" sizes=\"(max-width: 345px) 100vw, 345px\" \/><\/p>\n<p><strong>Year<\/strong>: 1997<\/p>\n<p><strong>Usage<\/strong>: Servers\/Workstations<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_II\" target=\"_blank\" rel=\"noopener noreferrer\">https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_II<\/a><\/p>\n<p><strong>Description<\/strong>: The Sun UltraSPARC II &#8220;Blackbird&#8221; is the second generation of Sun&#8217;s UltraSPARC series. It has one single core clocked at 250 MHz, eventually reaching 650 MHz in later variants. Some SUN CPU&#8217;s were mounted on interface cards.<\/p>\n<h3><a id=\"UltraSparc-II-i\"><\/a>Sun UltraSPARC IIi<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone wp-image-13692\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_nkZSpa51gW-400x379.png\" alt=\"\" width=\"256\" height=\"242\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_nkZSpa51gW-400x379.png 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_nkZSpa51gW-240x228.png 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_nkZSpa51gW-160x152.png 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_nkZSpa51gW-360x342.png 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_nkZSpa51gW.png 545w\" sizes=\"(max-width: 256px) 100vw, 256px\" \/><\/p>\n<p><strong>Year<\/strong>: 1997<\/p>\n<p><strong>Usage<\/strong>: Servers\/Workstations<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_II\" target=\"_blank\" rel=\"noopener noreferrer\">https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_II<\/a><\/p>\n<p><strong>Description<\/strong>: The Sun UltraSPARC IIi &#8220;Sabre&#8221; is a more low cost version of the Sun UltraSPARC II that operated at 270 to 360 MHz.<\/p>\n<h3><a id=\"UltraSparc-III\"><\/a>Sun UltraSPARC III<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone wp-image-13693\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_67xh1gNwGL-400x370.png\" alt=\"\" width=\"256\" height=\"237\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_67xh1gNwGL-400x370.png 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_67xh1gNwGL-240x222.png 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_67xh1gNwGL-160x148.png 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_67xh1gNwGL-360x333.png 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/ApplicationFrameHost_67xh1gNwGL.png 662w\" sizes=\"(max-width: 256px) 100vw, 256px\" \/><\/p>\n<p><strong>Year<\/strong>: 2001-2004<\/p>\n<p><strong>Usage<\/strong>: Servers\/Workstations<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_III\" target=\"_blank\" rel=\"noopener noreferrer\">https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_III<\/a><\/p>\n<p><strong>Description<\/strong>: &#8220;The UltraSPARC III &#8220;Cheetah&#8221;, is a microprocessor that implements the 64-bit SPARC V9 instruction set architecture developed by Sun Microsystems and fabricated by Texas Instruments. It was introduced in 2001 and operates at 600 to 900 MHz.&#8221;<\/p>\n<h3><a id=\"UltraSparc-IV\"><\/a>Sun UltraSPARC IV <em>(and IV+)<\/em><\/h3>\n<p><strong>Year<\/strong>: 2004\/2005<\/p>\n<p><strong>Usage<\/strong>: Servers (Sun Fire V490, V890, E2900, E4900, E6900, E20K and E25K)<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_IV\" target=\"_blank\" rel=\"noopener noreferrer\">https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_IV<\/a><\/p>\n<p><strong>Description<\/strong>:\u00a0 The Sun UltraSPARC IV &#8220;Jaguar&#8221; is the successor to the UltraSPARC III. It implements the 64-bit SPARC V9 instruction set architecture and was also the first SPARC processor with multiple cores (2). The processor implements 2 modified UltraSPARC III cores.<br \/>\nReleased in mid 2005, the UltraSPARC IV+ &#8220;Panther&#8221; is similar to the IV, having 2 cores. One main difference between the two is that the UltraSPARC IV+ uses 90 nanometer technology Instead of the 130 nanometer manufacturing process of the UltraSPARC IV.<\/p>\n<h3><a id=\"UltraSparc-T1\"><\/a>Sun UltraSPARC T1<\/h3>\n<p><strong>Year<\/strong>: 2005<\/p>\n<p><strong>Usage<\/strong>: Servers\/Workstations<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_T1\">https:\/\/en.wikipedia.org\/wiki\/UltraSPARC_T1<\/a><\/p>\n<p><strong>Description<\/strong>: The Sun UltraSPARC T1 &#8220;Niagra&#8221; is a multithreading and multicore CPU designed to lower the power usage of servers.\u00a0 The UltraSPARC T1 was Sun&#8217;s first CPU that was both multicore and multithreaded. &#8220;The processor is available with four, six or eight CPU cores.&#8221;<\/p>\n<h2><\/h2>\n<h2><a id=\"Section4\"><\/a><strong>4. CPU Design<\/strong><\/h2>\n<p>https:\/\/en.wikipedia.org\/wiki\/Die_(integrated_circuit)<\/p>\n<p><a href=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600.jpg\"><img decoding=\"async\" loading=\"lazy\" class=\"size-medium wp-image-13506 alignnone\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-240x240.jpg\" alt=\"486 CPU with exposed die\" width=\"240\" height=\"240\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-240x240.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-400x400.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-160x160.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-768x768.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-1536x1536.jpg 1536w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-200x200.jpg 200w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600-360x360.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/cpu-exposed-die-1600.jpg 1600w\" sizes=\"(max-width: 240px) 100vw, 240px\" \/><\/a><\/p>\n<p><strong>Description<\/strong>: This is a Pentium CPU with an exposed CPU die. <a href=\"https:\/\/en.wikipedia.org\/wiki\/Pentium_(original)#\/media\/File:Intel_Pentium_A80501_66_SX950.JPG\" target=\"_blank\" rel=\"noopener noreferrer\">Close up photo of the Pentium CPU die<\/a><\/p>\n<p><\/p>\n<p><\/p>\n<h3><a id=\"itanium\"><\/a>Intel Itanium<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13774\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-400x300.jpg\" alt=\"\" width=\"400\" height=\"300\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-400x300.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-240x180.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-160x120.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-768x576.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-1536x1152.jpg 1536w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-2048x1536.jpg 2048w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-800x600.jpg 800w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00000IMG_00000_BURST20200703164537671_COVER-360x270.jpg 360w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: June 2001 &#8211; July 2021<\/p>\n<p><strong>Usage<\/strong>: Enterprise servers, high-performance computing systems<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Itanium\">https:\/\/en.wikipedia.org\/wiki\/Itanium<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel Itanium is a family of CPUs that implemented the IA-64 architecture. HP partnered with Intel to develop the architecture and processor. It was planned to release in 1998 but after delays and many big companies cancelling their plans to support the processor, it was given the nickname &#8220;Itanic&#8221; in the media as a reference to the Titanic.<\/p>\n<p><\/p>\n<blockquote><p>HP wanted a share of the enterprise server market and sold servers with 8 Itanium processors. These systems at the time would cost $200,000 each!<\/p>\n<p><\/p><\/blockquote>\n<h2 id=\"swafer\"><strong><a id=\"Section5\"><\/a>5. AMD CPUs<\/strong><\/h2>\n<h3><a id=\"am286\"><\/a>AMD Am286<\/h3>\n<div id=\"attachment_13746\" class=\"wp-caption alignnone\" style=\"width: 400px\"><img decoding=\"async\" loading=\"lazy\" class=\" wp-image-13746\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am286-2-400x402.jpg\" alt=\"\" width=\"400\" height=\"402\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am286-2-400x402.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am286-2-240x241.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am286-2-160x161.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am286-2-200x200.jpg 200w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am286-2-360x361.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am286-2.jpg 533w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><p class=\"wp-caption-text\">AMD M80L286-16\/S<\/p><\/div>\n<p><strong>Year<\/strong>: 1984<\/p>\n<p><strong>Usage<\/strong>: Personal computers<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikichip.org\/wiki\/amd\/am286\">https:\/\/en.wikichip.org\/wiki\/amd\/am286<\/a><\/p>\n<p><strong>Description<\/strong>: The AMD Am286 is a processor designed by Intel and manufactured by AMD. The Am286 is identical to Intel&#8217;s 80286.<\/p>\n<h3><a id=\"am386\"><\/a>AMD Am386<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone wp-image-13744\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am386-1-400x460.jpg\" alt=\"\" width=\"398\" height=\"457\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am386-1-400x460.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am386-1-240x276.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am386-1-160x184.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am386-1-360x414.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am386-1.jpg 480w\" sizes=\"(max-width: 398px) 100vw, 398px\" \/><\/p>\n<p><strong>Year<\/strong>: 1991<\/p>\n<p><strong>Usage<\/strong>: Personal computers, workstations<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Am386\">https:\/\/en.wikipedia.org\/wiki\/Am386<\/a><\/p>\n<p><strong>Description<\/strong>: The AMD Am386 is a reverse engineered clone of Intel&#8217;s i386 processor. Before, AMD was a second source for x86 CPUs but this release made AMD a legitimate competitor to Intel.<\/p>\n<h3><a id=\"am5x86\"><\/a>AMD Am5x86<\/h3>\n<div id=\"attachment_13747\" class=\"wp-caption alignnone\" style=\"width: 400px\"><img decoding=\"async\" loading=\"lazy\" class=\"size-large wp-image-13747\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am5x86-400x417.jpg\" alt=\"\" width=\"400\" height=\"417\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am5x86-400x417.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am5x86-240x250.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am5x86-160x167.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am5x86-768x801.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am5x86-360x375.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/am5x86.jpg 840w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><p class=\"wp-caption-text\">AMD-X5-133ADW<\/p><\/div>\n<p><strong>Year<\/strong>: 1995<\/p>\n<p><strong>Usage<\/strong>: Personal computers, embedded systems<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikichip.org\/wiki\/amd\/am5x86\">https:\/\/en.wikichip.org\/wiki\/amd\/am5x86<\/a><\/p>\n<p><strong>Description<\/strong>: The AMD Am5x86 is a family of 486 based CPUs. The Am5x86 processors were higher clocked than the other 486 based processors but also lower priced. &#8220;This family solidified AMD&#8217;s position as the official Intel competition.&#8221;<\/p>\n<h3><a id=\"amd-athlon\"><\/a>AMD Athlon<\/h3>\n<div id=\"attachment_13748\" class=\"wp-caption alignnone\" style=\"width: 400px\"><img decoding=\"async\" loading=\"lazy\" class=\"size-large wp-image-13748\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/amdathlon-400x416.jpg\" alt=\"\" width=\"400\" height=\"416\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/amdathlon-400x416.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/amdathlon-240x249.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/amdathlon-160x166.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/amdathlon-768x798.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/amdathlon-360x374.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/amdathlon.jpg 979w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><p class=\"wp-caption-text\">AMD Athlon XP 2200+<\/p><\/div>\n<p><strong>Year<\/strong>: June 1999<\/p>\n<p><strong>Usage<\/strong>: Personal computers<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Athlon\">https:\/\/en.wikipedia.org\/wiki\/Athlon<\/a><\/p>\n<p><strong>Description<\/strong>: The AMD Athlon was released as AMD&#8217;s high end processor brand. The CPU was the first 7th generation x86 processor. The Athlon was also the first desktop processor to reach speeds of 1GHz.<\/p>\n<h3><a id=\"amd-athlon-64\"><\/a>AMD Athlon 64<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13749\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/athlon64-400x412.jpg\" alt=\"\" width=\"400\" height=\"412\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/athlon64-400x412.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/athlon64-240x247.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/athlon64-160x165.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/athlon64-768x791.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/athlon64-360x371.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/athlon64.jpg 789w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: September 2003<\/p>\n<p><strong>Usage<\/strong>: Personal computers<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Athlon_64\">https:\/\/en.wikipedia.org\/wiki\/Athlon_64<\/a><\/p>\n<p><strong>Description<\/strong>: The AMD Athlon 64 is the 3rd CPU in the Athlon line. The Athlon 64 was the first 64-bit processor targeted at the average consumer and AMD&#8217;s second AMD64 architecture CPU.<\/p>\n<h3><a id=\"amd-athlon-64-x2\"><\/a>AMD Athlon 64 X2<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13750\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-400x300.jpg\" alt=\"\" width=\"400\" height=\"300\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-400x300.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-240x180.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-160x120.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-768x576.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-1536x1152.jpg 1536w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-2048x1536.jpg 2048w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-800x600.jpg 800w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/00100lrPORTRAIT_00100_BURST20200703164730635_COVER-360x270.jpg 360w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: May 2005<\/p>\n<p><strong>Usage<\/strong>: Personal computers<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Athlon_64_X2\">https:\/\/en.wikipedia.org\/wiki\/Athlon_64_X2<\/a><\/p>\n<p><strong>Description<\/strong>: The AMD Athlon 64 X2 was AMD&#8217;s first native dual core desktop CPU.<\/p>\n<h2 id=\"swafer\"><a id=\"Section6\"><\/a><strong>6. Intel Xeon and Atom CPUs<\/strong><\/h2>\n<h3><a id=\"Intel_Atom\"><\/a>Intel Atom<\/h3>\n<p><strong>Year<\/strong>: 2008-Present<\/p>\n<p><strong>Usage<\/strong>: Netbooks, mobile devices<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Intel_Atom\">https:\/\/en.wikipedia.org\/wiki\/Intel_Atom<\/a><\/p>\n<p><strong>Description<\/strong>: The Atom is the name of Intel&#8217;s line of ultra low voltage CPUs. The main goal of these processors was to reduce power consumption.<\/p>\n<h3><a id=\"Intel-Xeon\"><\/a>Intel Xeon<\/h3>\n<div id=\"attachment_13740\" class=\"wp-caption alignnone\" style=\"width: 400px\"><img decoding=\"async\" loading=\"lazy\" class=\"wp-image-13740 size-large\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/thexeons-400x271.jpg\" alt=\"\" width=\"400\" height=\"271\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/thexeons-400x271.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/thexeons-240x163.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/thexeons-160x108.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/thexeons-768x520.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/thexeons-360x244.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/thexeons.jpg 1150w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><p class=\"wp-caption-text\">From left to right: Xeon 80532, Xeon E5502, Xeon E5335<\/p><\/div>\n<p><strong>Year<\/strong>: 1998-Present<\/p>\n<p><strong>Usage<\/strong>: Servers\/Workstations<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Xeon\">https:\/\/en.wikipedia.org\/wiki\/Xeon<\/a><\/p>\n<p><strong>Description<\/strong>: The Xeon is Intel&#8217;s non-consumer based microprocessor line. &#8220;Xeon processors are based on the same architecture as regular desktop-grade CPUs, but have advanced features such as support for ECC memory, higher core counts, more PCI Express lanes, support for larger amounts of RAM, larger cache memory and more&#8221;<\/p>\n<p><\/p>\n<h2 id=\"swafer\"><strong><a id=\"Section7\"><\/a>7. Intel CPUs<\/strong><\/h2>\n<h3><a id=\"Intel_8080\"><\/a>Intel 8080<\/h3>\n<div id=\"attachment_13713\" class=\"wp-caption alignnone\" style=\"width: 400px\"><img decoding=\"async\" loading=\"lazy\" class=\"wp-image-13713 size-large\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8080a-1-400x222.jpg\" alt=\"\" width=\"400\" height=\"222\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8080a-1-400x222.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8080a-1-240x133.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8080a-1-160x89.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8080a-1-360x200.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8080a-1.jpg 754w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><p class=\"wp-caption-text\">Intel P8080A-1<\/p><\/div>\n<p><strong>Year<\/strong>: April 1974<\/p>\n<p><strong>Usage<\/strong>: Altair 8800 Computer, Processor Technology SOL-20 Terminal Computer<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Intel_8080\">https:\/\/en.wikipedia.org\/wiki\/Intel_8080<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel 8080 is Intel&#8217;s second 8-bit CPU. The initial specified clock rate of the processor was 2 MHz. Some common variants of the processor are the 8080A-1 (shown above) and the 8080A-2. These variants are clocked higher than the original at 3.125 MHz and 2.63 MHz respectively.<\/p>\n<h3><a id=\"Intel_8088\"><\/a>Intel 8088<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13715\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8088-400x222.jpg\" alt=\"\" width=\"400\" height=\"222\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8088-400x222.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8088-240x133.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8088-160x89.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8088-768x427.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8088-360x200.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/p8088.jpg 817w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: June 1979<\/p>\n<p><strong>Usage<\/strong>: IBM PC,<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Intel_8088\">https:\/\/en.wikipedia.org\/wiki\/Intel_8088<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel 8088 is a variant of the Intel 8086 with an 8-bit external data bus instead of the 16-bit bus of the 8086. The execution unit of the 8088 is identical to that of the 8086, only the data bus is 8-bit instead of 16. The max clock rate of the processor was 5mhz to 16mhz depending on the variant.<\/p>\n<h3><a id=\"Intel_186\"><\/a>Intel 80186<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13712\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3-400x300.jpg\" alt=\"\" width=\"400\" height=\"300\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3-400x300.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3-240x180.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3-160x120.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3-768x576.jpg 768w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3-800x600.jpg 800w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3-360x270.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80186-3.jpg 1212w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: 1982<\/p>\n<p><strong>Usage<\/strong>: IBM PC\/AT, \u00a0the Dulmont Magnum laptop, the &#8220;Mindset&#8221;, the\u00a0Siemens PC-D, the HP 100LX, and many more<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Intel_80186\">https:\/\/en.wikipedia.org\/wiki\/Intel_80186<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel 80186 (aka. iAPX 186, or 186) is a microprocessor and microcontroller based off of the Intel 8086. \u00a0&#8220;It had a 16-bit external data bus multiplexed with a 20-bit address bus.&#8221; The initial clock rate of the 80186 was 6 MHz. This pretty CPU had contacts and not pins, the design proved to be ahead of its time!<\/p>\n<h3><a id=\"Intel_286\"><\/a>Intel 80286<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-large wp-image-13716\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80286-400x407.jpg\" alt=\"\" width=\"400\" height=\"407\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80286-400x407.jpg 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80286-240x244.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80286-160x163.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80286-360x366.jpg 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/80286.jpg 430w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/p>\n<p><strong>Year<\/strong>: February 1982<\/p>\n<p><strong>Usage<\/strong>: IBM PC\/AT<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Intel_80286\">https:\/\/en.wikipedia.org\/wiki\/Intel_80286<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel 80286 (aka. iAPX 286, or 286) is a 16-bit microprocessor based off of the Intel 8086 with max clock rates ranging from 5 to 25MHz depending on the variant. &#8220;It was the first 8086-based CPU with separate, non-multiplexed address and data buses and also the first with memory management and wide protection abilities.&#8221;<\/p>\n<h3><a id=\"Intel_386\"><\/a>Intel i386<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-full wp-image-13717\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/i386.jpg\" alt=\"\" width=\"230\" height=\"219\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/i386.jpg 230w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/i386-160x152.jpg 160w\" sizes=\"(max-width: 230px) 100vw, 230px\" \/><\/p>\n<p><strong>Year<\/strong>: October 1985<\/p>\n<p><strong>Usage<\/strong>: High-end personal computers (including the Compaq Deskpro) and workstations.<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/I386\">https:\/\/en.wikipedia.org\/wiki\/I386<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel 80386 (later renamed to the i386) is a 32-bit microprocessor that uses the 32-bit extension of the 80286 architecture. It has max clock rates ranging from 12 to 40MHz depending on the variant.<\/p>\n<h3><a id=\"Intel_486\"><\/a>Intel i486<\/h3>\n<div id=\"attachment_13718\" class=\"wp-caption alignnone\" style=\"width: 234px\"><img decoding=\"async\" loading=\"lazy\" class=\"wp-image-13718 size-full\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/i486.jpg\" alt=\"\" width=\"234\" height=\"233\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/i486.jpg 234w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/i486-160x159.jpg 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/i486-200x200.jpg 200w\" sizes=\"(max-width: 234px) 100vw, 234px\" \/><p class=\"wp-caption-text\">i486 DX CPU with a chunk chipped off the side of the ceramic top. Likely chipped because the thermal paste hardened and then prying it from the motherboard chipped it!<\/p><\/div>\n<p><strong>Year<\/strong>: April 1989<\/p>\n<p><strong>Usage<\/strong>:<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/I486\">https:\/\/en.wikipedia.org\/wiki\/I486<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel i486 (aka 80486) is a 32-bit microprocessor with max clock rates ranging from 16 to 50MHz depending on the variant. The i486 is the higher-performace successor to the i386.<\/p>\n<h3><a id=\"Intel_Pentium\"><\/a>Intel Pentium<\/h3>\n<p><strong>Year<\/strong>: March 1993<\/p>\n<p><strong>Usage<\/strong>: Personal computers, servers, workstations<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Pentium_(original)\">https:\/\/en.wikipedia.org\/wiki\/Pentium_(original)<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel Pentium is the successor the i486. &#8220;It was instruction set compatible with the 80486 but was a new and very different microarchitecture design.&#8221; The microarchitecture was called P5, sine the processor was the 5th generation of 8086 the compatible CPUs. The Pentium has max clock rates ranging from 60 to 300MHz depending on the variant.<\/p>\n<h3><a id=\"Intel_Pentium_Pro\"><\/a>Intel Pentium Pro<\/h3>\n<div id=\"attachment_13723\" class=\"wp-caption alignnone\" style=\"width: 331px\"><img decoding=\"async\" loading=\"lazy\" class=\"wp-image-13723 size-full\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumpro.jpg\" alt=\"\" width=\"331\" height=\"337\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumpro.jpg 331w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumpro-240x244.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumpro-160x163.jpg 160w\" sizes=\"(max-width: 331px) 100vw, 331px\" \/><p class=\"wp-caption-text\">Gold refining yields of the Pentium Pro have been reported to be as high as around . 33 grams per CPU!<\/p><\/div>\n<p><strong>Year<\/strong>: November 1995<\/p>\n<p><strong>Usage<\/strong>: Servers, high end desktops (Notably used in the ASCI Red Supercomputer)<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Pentium_Pro\">https:\/\/en.wikipedia.org\/wiki\/Pentium_Pro<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel Pentium Pro is an x86 CPU and is the successor the original Pentium. The Pentium Pro introduced the P6 microarchitecture. The Pentium Pro has max clock rates ranging from 150 to 200MHz depending on the variant.<\/p>\n<h3><a id=\"Intel_Pentium_II\"><\/a>Intel Pentium II<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-full wp-image-13719\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumII.jpg\" alt=\"\" width=\"297\" height=\"304\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumII.jpg 297w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumII-240x246.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiumII-160x164.jpg 160w\" sizes=\"(max-width: 297px) 100vw, 297px\" \/><\/p>\n<p><strong>Year<\/strong>: May 1997<\/p>\n<p><strong>Usage<\/strong>: Workstations, servers, personal computers<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Pentium_II\">https:\/\/en.wikipedia.org\/wiki\/Pentium_II<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel Pentium II is an x86 CPU that includes an improved version of the Pentium Pro&#8217;s P6 core. It has max clock rates of 233 MHz to 450 MHz depending on the variant. This unique CPU was the mobile\/laptop version.<\/p>\n<h3><a id=\"Intel_Pentium_III\"><\/a>Intel Pentium III<\/h3>\n<div id=\"attachment_13721\" class=\"wp-caption alignnone\" style=\"width: 400px\"><img decoding=\"async\" loading=\"lazy\" class=\"wp-image-13721 size-large\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiii-400x401.png\" alt=\"\" width=\"400\" height=\"401\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiii-400x401.png 400w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiii-240x240.png 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiii-160x160.png 160w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiii-200x200.png 200w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiii-360x361.png 360w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/pentiii.png 631w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><p class=\"wp-caption-text\">Above: Pentium III Mobile\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0Below: Pentium III Desktop<\/p><\/div>\n<p><strong>Year<\/strong>: February 1999<\/p>\n<p><strong>Usage<\/strong>: Desktop and mobile computers<\/p>\n<p><strong>Reference<\/strong>: <a href=\"https:\/\/en.wikipedia.org\/wiki\/Pentium_III\">https:\/\/en.wikipedia.org\/wiki\/Pentium_III<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel Pentium III is a 32-bit x86 CPU and is the successor to the Pentium II. The initial Pentium III CPUs were very similar to the Pentium II with few notable differences, the most notable being the SSE Instruction set. This one usually has a black plastic case with fan attached to it like its predecessor the Pentium II.<\/p>\n<h3><a id=\"pentium-4\"><\/a>Intel Pentium 4<\/h3>\n<p><strong>Year<\/strong>: November 2000<\/p>\n<p><strong>Usage<\/strong>: Desktops, Laptops, Servers<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Pentium_4\">https:\/\/en.wikipedia.org\/wiki\/Pentium_4<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel Pentium 4 is a 32-bit x86 CPU and is the successor to the Pentium III. These processors are based on the NetBurst (P86) microarchitecture. Later versions of the CPU introduced Hyper-Threading Technology.<\/p>\n<h3><a id=\"intel-celeron\"><\/a>Intel Celeron<\/h3>\n<p><img decoding=\"async\" loading=\"lazy\" class=\"alignnone size-full wp-image-13731\" src=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/celeron.jpg\" alt=\"\" width=\"259\" height=\"272\" srcset=\"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/celeron.jpg 259w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/celeron-240x252.jpg 240w, https:\/\/carleton.ca\/scs\/wp-content\/uploads\/celeron-160x168.jpg 160w\" sizes=\"(max-width: 259px) 100vw, 259px\" \/><\/p>\n<p><strong>Year<\/strong>: April 1998<\/p>\n<p><strong>Usage<\/strong>: Desktops, Laptops<\/p>\n<p><strong>Reference<\/strong>:\u00a0<a href=\"https:\/\/en.wikipedia.org\/wiki\/Celeron\">https:\/\/en.wikipedia.org\/wiki\/Celeron<\/a><\/p>\n<p><strong>Description<\/strong>: The Intel Celeron is the name of Intel&#8217;s lower-end IA-32 and x86-64 CPUs. They are targeted towards low-cost personal computers.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>The above is an image map and you can click on the items for more information Silicon Wafers Specialty CPU&#8217;s SUN Microsystems CPU&#8217;s CPU Design AMD CPU&#8217;s Intel Xeon and Atom CPU&#8217;s Intel CPU&#8217;s 1. Silicon Wafers In this section, you can see a few circular silicon wafers. Silicon is a semiconducting metalloid used for [&hellip;]<\/p>\n","protected":false},"author":49,"featured_media":0,"parent":14449,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"_relevanssi_hide_post":"","_relevanssi_hide_content":"","_relevanssi_pin_for_all":"","_relevanssi_pin_keywords":"","_relevanssi_unpin_keywords":"","_relevanssi_related_keywords":"","_relevanssi_related_include_ids":"","_relevanssi_related_exclude_ids":"","_relevanssi_related_no_append":"","_relevanssi_related_not_related":"","_relevanssi_related_posts":"","_relevanssi_noindex_reason":"","_mi_skip_tracking":false,"_exactmetrics_sitenote_active":false,"_exactmetrics_sitenote_note":"","_exactmetrics_sitenote_category":0,"footnotes":"","_links_to":"","_links_to_target":""},"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v21.2 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>CPU Display - School of Computer Science<\/title>\n<meta name=\"description\" content=\"The above is an image map and you can click on the items for more information &nbsp; Silicon Wafers Specialty CPU&#039;s SUN Microsystems CPU&#039;s CPU Design AMD\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"11 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/\",\"url\":\"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/\",\"name\":\"CPU Display - School of Computer Science\",\"isPartOf\":{\"@id\":\"https:\/\/carleton.ca\/scs\/#website\"},\"datePublished\":\"2021-12-17T02:07:13+00:00\",\"dateModified\":\"2023-10-02T14:59:37+00:00\",\"description\":\"The above is an image map and you can click on the items for more information &nbsp; Silicon Wafers Specialty CPU's SUN Microsystems CPU's CPU Design AMD\",\"breadcrumb\":{\"@id\":\"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/carleton.ca\/scs\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Vintage Computing\",\"item\":\"https:\/\/carleton.ca\/scs\/vintage-computing\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Hanging Displays\",\"item\":\"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/\"},{\"@type\":\"ListItem\",\"position\":4,\"name\":\"CPU Display\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/carleton.ca\/scs\/#website\",\"url\":\"https:\/\/carleton.ca\/scs\/\",\"name\":\"School of Computer Science\",\"description\":\"Carleton University\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/carleton.ca\/scs\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"CPU Display - School of Computer Science","description":"The above is an image map and you can click on the items for more information &nbsp; Silicon Wafers Specialty CPU's SUN Microsystems CPU's CPU Design AMD","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/","twitter_misc":{"Est. reading time":"11 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/","url":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/","name":"CPU Display - School of Computer Science","isPartOf":{"@id":"https:\/\/carleton.ca\/scs\/#website"},"datePublished":"2021-12-17T02:07:13+00:00","dateModified":"2023-10-02T14:59:37+00:00","description":"The above is an image map and you can click on the items for more information &nbsp; Silicon Wafers Specialty CPU's SUN Microsystems CPU's CPU Design AMD","breadcrumb":{"@id":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/carleton.ca\/scs\/"},{"@type":"ListItem","position":2,"name":"Vintage Computing","item":"https:\/\/carleton.ca\/scs\/vintage-computing\/"},{"@type":"ListItem","position":3,"name":"Hanging Displays","item":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/"},{"@type":"ListItem","position":4,"name":"CPU Display"}]},{"@type":"WebSite","@id":"https:\/\/carleton.ca\/scs\/#website","url":"https:\/\/carleton.ca\/scs\/","name":"School of Computer Science","description":"Carleton University","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/carleton.ca\/scs\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"}]}},"acf":{"banner_image_type":"upload","banner_button":"no","banner_uploaded_image":{"ID":13503,"id":13503,"title":"CPU Silicone Die","filename":"CPU-die2-1600-1.jpg","filesize":552445,"url":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1.jpg","link":"https:\/\/carleton.ca\/scs\/vintage-computing\/hanging-displays\/cpu-display\/cpu-die2-1600-2\/","alt":"CPU Silicone Die","author":"7","description":"","caption":"","name":"cpu-die2-1600-2","status":"inherit","uploaded_to":13432,"date":"2021-12-20 18:13:06","modified":"2021-12-20 18:13:25","menu_order":0,"mime_type":"image\/jpeg","type":"image","subtype":"jpeg","icon":"https:\/\/carleton.ca\/scs\/wp\/wp-includes\/images\/media\/default.png","width":1600,"height":700,"sizes":{"thumbnail":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-160x70.jpg","thumbnail-width":160,"thumbnail-height":70,"medium":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-240x105.jpg","medium-width":240,"medium-height":105,"medium_large":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-768x336.jpg","medium_large-width":768,"medium_large-height":336,"large":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-400x175.jpg","large-width":400,"large-height":175,"gallery-thumb":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-300x230.jpg","gallery-thumb-width":300,"gallery-thumb-height":230,"1536x1536":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-1536x672.jpg","1536x1536-width":1536,"1536x1536-height":672,"2048x2048":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1.jpg","2048x2048-width":1600,"2048x2048-height":700,"banner":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1.jpg","banner-width":1600,"banner-height":700,"people":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-200x200.jpg","people-width":200,"people-height":200,"post-thumb":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-300x230.jpg","post-thumb-width":300,"post-thumb-height":230,"rotator-image":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-800x600.jpg","rotator-image-width":800,"rotator-image-height":600,"video-thumb":"https:\/\/carleton.ca\/scs\/wp-content\/uploads\/CPU-die2-1600-1-360x158.jpg","video-thumb-width":360,"video-thumb-height":158}},"banner_opacity":"default"},"_links":{"self":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/13432"}],"collection":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/users\/49"}],"replies":[{"embeddable":true,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/comments?post=13432"}],"version-history":[{"count":5,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/13432\/revisions"}],"predecessor-version":[{"id":17575,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/13432\/revisions\/17575"}],"up":[{"embeddable":true,"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/pages\/14449"}],"wp:attachment":[{"href":"https:\/\/carleton.ca\/scs\/wp-json\/wp\/v2\/media?parent=13432"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}