{"id":334,"date":"2026-04-29T07:17:59","date_gmt":"2026-04-29T11:17:59","guid":{"rendered":"https:\/\/carleton.ca\/share\/?p=334"},"modified":"2026-04-29T07:17:59","modified_gmt":"2026-04-29T11:17:59","slug":"industry-talk-advanced-fpga-design-practices-2","status":"publish","type":"post","link":"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/","title":{"rendered":"Industry Talk: Advanced FPGA Design Practices"},"content":{"rendered":"<p><img decoding=\"async\" loading=\"lazy\" class=\"alignleft size-full wp-image-337\" src=\"https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-scaled.jpg\" alt=\"\" width=\"2560\" height=\"1198\" srcset=\"https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-scaled.jpg 2560w, https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-240x112.jpg 240w, https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-400x187.jpg 400w, https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-160x75.jpg 160w, https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-768x359.jpg 768w, https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-1536x719.jpg 1536w, https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-2048x958.jpg 2048w, https:\/\/carleton.ca\/share\/wp-content\/uploads\/2026_4_22_presentation-360x168.jpg 360w\" sizes=\"(max-width: 2560px) 100vw, 2560px\" \/><\/p>\n<p class=\"font-claude-response-body break-words whitespace-normal leading-[1.7]\"><strong>April 22, 2026 | 4:30 PM \u2013 6:00 PM | Nicol Building, Room 5010 | Carleton University<\/strong><\/p>\n<p class=\"font-claude-response-body break-words whitespace-normal leading-[1.7]\">It was a great pleasure to host <a href=\"https:\/\/www.linkedin.com\/in\/dessislav-valkov-68077a\/?originalSubdomain=ca\">Dessislav Valkov<\/a>, a senior FPGA engineer at <a href=\"https:\/\/fidus.com\/\">Fidus Systems<\/a>, for our Winter 2026 industry engagement series.<\/p>\n<p class=\"font-claude-response-body break-words whitespace-normal leading-[1.7]\">Drawing from his extensive industry experience, Des delivered a technical and highly practical talk covering advanced FPGA design topics including FSM RTL design, simulation automation, Clock Domain Crossing (CDC), SystemRDL, and SoC project structure and scripting. The session struck an excellent balance between depth and accessibility, and students engaged enthusiastically throughout with thoughtful questions and discussion.<\/p>\n<p class=\"font-claude-response-body break-words whitespace-normal leading-[1.7]\">This was Des&#8217;s second appearance in the series \u2014 having also joined us for the opening drop-in session in February \u2014 and his return was a fitting way to bring the series full circle. We extend our sincere thanks to Dessislav Valkov and the entire Fidus Systems team for an outstanding series of engagements this winter. Five sessions, five engineers, and countless meaningful conversations \u2014 this collaboration has made a lasting impact on our students and our community.<\/p>\n<p class=\"font-claude-response-body break-words whitespace-normal leading-[1.7]\">\n<p class=\"font-claude-response-body break-words whitespace-normal leading-[1.7]\">We look forward to continuing and deepening this partnership in the terms ahead.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>April 22, 2026 | 4:30 PM \u2013 6:00 PM | Nicol Building, Room 5010 | Carleton University It was a great pleasure to host Dessislav Valkov, a senior FPGA engineer at Fidus Systems, for our Winter 2026 industry engagement series. Drawing from his extensive industry experience, Des delivered a technical and highly practical talk covering [&hellip;]<\/p>\n","protected":false},"author":5,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_relevanssi_hide_post":"","_relevanssi_hide_content":"","_relevanssi_pin_for_all":"","_relevanssi_pin_keywords":"","_relevanssi_unpin_keywords":"","_relevanssi_related_keywords":"","_relevanssi_related_include_ids":"","_relevanssi_related_exclude_ids":"","_relevanssi_related_no_append":"","_relevanssi_related_not_related":"","_relevanssi_related_posts":"","_relevanssi_noindex_reason":"","_mi_skip_tracking":false,"_exactmetrics_sitenote_active":false,"_exactmetrics_sitenote_note":"","_exactmetrics_sitenote_category":0,"footnotes":"","_links_to":"","_links_to_target":""},"categories":[1],"tags":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v21.2 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Industry Talk: Advanced FPGA Design Practices - Specific-domain Hardware Research Laboratory<\/title>\n<meta name=\"description\" content=\"April 22, 2026 | 4:30 PM \u2013 6:00 PM | Nicol Building, Room 5010 | Carleton University It was a great pleasure to host Dessislav Valkov, a senior FPGA\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Arash Ahmadi\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/\",\"url\":\"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/\",\"name\":\"Industry Talk: Advanced FPGA Design Practices - Specific-domain Hardware Research Laboratory\",\"isPartOf\":{\"@id\":\"https:\/\/carleton.ca\/share\/#website\"},\"datePublished\":\"2026-04-29T11:17:59+00:00\",\"dateModified\":\"2026-04-29T11:17:59+00:00\",\"author\":{\"@id\":\"https:\/\/carleton.ca\/share\/#\/schema\/person\/6d2b896d4b1d31635f6ffb65989690e5\"},\"description\":\"April 22, 2026 | 4:30 PM \u2013 6:00 PM | Nicol Building, Room 5010 | Carleton University It was a great pleasure to host Dessislav Valkov, a senior FPGA\",\"breadcrumb\":{\"@id\":\"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/carleton.ca\/share\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"News\",\"item\":\"https:\/\/carleton.ca\/share\/category\/news\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Industry Talk: Advanced FPGA Design Practices\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/carleton.ca\/share\/#website\",\"url\":\"https:\/\/carleton.ca\/share\/\",\"name\":\"Specific-domain Hardware Research Laboratory\",\"description\":\"Carleton University\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/carleton.ca\/share\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\/\/carleton.ca\/share\/#\/schema\/person\/6d2b896d4b1d31635f6ffb65989690e5\",\"name\":\"Arash Ahmadi\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/carleton.ca\/share\/#\/schema\/person\/image\/\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/9f2df67d0314f5a01f3c00e5792e93a6?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/9f2df67d0314f5a01f3c00e5792e93a6?s=96&d=mm&r=g\",\"caption\":\"Arash Ahmadi\"},\"sameAs\":[\"https:\/\/carleton.ca\/doe\/people\/arash-ahmadi\/\",\"https:\/\/www.linkedin.com\/in\/arash-ahmadi-47b82456\/\",\"https:\/\/twitter.com\/AA65258903\",\"https:\/\/www.youtube.com\/channel\/UCX1m9-mCzflGuBmw-D2_W9Q\"]}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Industry Talk: Advanced FPGA Design Practices - Specific-domain Hardware Research Laboratory","description":"April 22, 2026 | 4:30 PM \u2013 6:00 PM | Nicol Building, Room 5010 | Carleton University It was a great pleasure to host Dessislav Valkov, a senior FPGA","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/","twitter_misc":{"Written by":"Arash Ahmadi","Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/","url":"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/","name":"Industry Talk: Advanced FPGA Design Practices - Specific-domain Hardware Research Laboratory","isPartOf":{"@id":"https:\/\/carleton.ca\/share\/#website"},"datePublished":"2026-04-29T11:17:59+00:00","dateModified":"2026-04-29T11:17:59+00:00","author":{"@id":"https:\/\/carleton.ca\/share\/#\/schema\/person\/6d2b896d4b1d31635f6ffb65989690e5"},"description":"April 22, 2026 | 4:30 PM \u2013 6:00 PM | Nicol Building, Room 5010 | Carleton University It was a great pleasure to host Dessislav Valkov, a senior FPGA","breadcrumb":{"@id":"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/carleton.ca\/share\/2026\/industry-talk-advanced-fpga-design-practices-2\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/carleton.ca\/share\/"},{"@type":"ListItem","position":2,"name":"News","item":"https:\/\/carleton.ca\/share\/category\/news\/"},{"@type":"ListItem","position":3,"name":"Industry Talk: Advanced FPGA Design Practices"}]},{"@type":"WebSite","@id":"https:\/\/carleton.ca\/share\/#website","url":"https:\/\/carleton.ca\/share\/","name":"Specific-domain Hardware Research Laboratory","description":"Carleton University","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/carleton.ca\/share\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/carleton.ca\/share\/#\/schema\/person\/6d2b896d4b1d31635f6ffb65989690e5","name":"Arash Ahmadi","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/carleton.ca\/share\/#\/schema\/person\/image\/","url":"https:\/\/secure.gravatar.com\/avatar\/9f2df67d0314f5a01f3c00e5792e93a6?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/9f2df67d0314f5a01f3c00e5792e93a6?s=96&d=mm&r=g","caption":"Arash Ahmadi"},"sameAs":["https:\/\/carleton.ca\/doe\/people\/arash-ahmadi\/","https:\/\/www.linkedin.com\/in\/arash-ahmadi-47b82456\/","https:\/\/twitter.com\/AA65258903","https:\/\/www.youtube.com\/channel\/UCX1m9-mCzflGuBmw-D2_W9Q"]}]}},"acf":{"Post Thumbnail Icon":"","Post Thumbnail":false},"_links":{"self":[{"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/posts\/334"}],"collection":[{"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/comments?post=334"}],"version-history":[{"count":1,"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/posts\/334\/revisions"}],"predecessor-version":[{"id":338,"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/posts\/334\/revisions\/338"}],"wp:attachment":[{"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/media?parent=334"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/categories?post=334"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/carleton.ca\/share\/wp-json\/wp\/v2\/tags?post=334"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}