Design and Implementation of a High-Performance SAR ADC with Non-Standard Capacitor Arrays and Optimized Switching Control Logic

This thesis is focused on designing and optimizing a SAR ADC such that a non-standard capacitor array could be used instead of a binary weighted capacitor array to save space on an IC, as well as to improve upon previous work done on this topic.